A New Model for Timing Jitter Caused by Device Noise in Current-Mode Logic Frequency Dividers

نویسندگان

  • Marko Aleksic
  • Nikola Nedovic
  • K. Wayne Current
  • Vojin G. Oklobdzija
چکیده

A new method for predicting timing jitter caused by device noise in current-mode logic (CML) frequency dividers is presented. Device noise transformation into jitter is modeled as a linear time-varying (LTV) process, as opposed to a previously published method, which models jitter generation as a linear time-invariant (LTI) process. Predictions obtained using the LTV method match jitter values obtained through exhaustive simulation with an error of up to 7.7 %, whereas errors of the jitter predicted by the LTI method exceed 57 %.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reference-free, high-resolution measurement method of timing jitter spectra of optical frequency combs

Timing jitter is one of the most important properties of femtosecond mode-locked lasers and optical frequency combs. Accurate measurement of timing jitter power spectral density (PSD) is a critical prerequisite for optimizing overall noise performance and further advancing comb applications both in the time and frequency domains. Commonly used jitter measurement methods require a reference mode...

متن کامل

حلقۀ قفل تأخیر پهن باند با پمپ بار خودتنظیم و بدون مشکل عدم تطبیق

Almost all logic systems have a main clock signal in order to provide a common timing reference for all of the components in the system. Supporting the highest bandwidth data rates among devices requires advanced clock management technology such as delay-locked loops (DLLs). The DLL circuitry allows for very precise synchronization of external and internal clocks. In this paper a low jitter and...

متن کامل

A Low Jitter Phase Locked Loop for High Speed Serial Interfaces

This paper presents a new circuit for clock generation. A new phase frequency detector is designed in 130nm CMOS process technology. The phase locked loop is designed to meet the 10BaseKR wire line communication standards. All the circuits are designed in current mode logic for high speed operation. The designed circuit dissipates mW. The voltage controlled oscillator has phase noise of -182. 2...

متن کامل

Noise Equivalent Power Optimization of Graphene- Superconductor Optical Sensors in the Current Bias Mode

In this paper, the noise equivalent power (NEP) of an optical sensor based ongraphene-superconductor junctions in the constant current mode of operation has beencalculated. Furthermore, the necessary investigations to optimize the device noise withrespect to various parameters such as the operating temperature, magnetic field, deviceresistance, voltage and current bias have been presented. By s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005